cvtf.duw


Conversion to unsigned fixed-point format (double precision) (Floating-point Convert Double to Unsigned-Word (Double))

[Syntax]

-

cvtf.duw reg1, reg2

[Function]

This instruction arithmetically converts the double-precision floating-point format contents of the register pair specified by general-purpose register reg1 to unsigned 32-bit fixed-point format, and stores the result in general-purpose register reg2.

When the source operand is infinite, not-a-number, or negative number, or when the rounded result is outside the range of 232 - 1 to 0, an IEEE754-defined invalid operation exception is detected.

If invalid operation exceptions are not enabled, the preservation bit (bit 4) of the FPSR register is set as an invalid operation and no exception occurs. The return value differs as follows, according to differences among sources.

-

Source is a positive number outside the range of 232 - 1 to 0, or +∞ : 232 - 1 is returned.

-

Source is a negative number, not-a-number, or -∞ : 0 is returned.

[Description]

-

The assembler generates one cvtf.duw machine instruction.